Design of an Embedded Fully-Depleted SOI SRAM
نویسندگان
چکیده
We describe the design of an embedded 128-Kb Silicon-OnInsulator (SOI) CMOS SRAM, which is integrated alongside an array of pitch-matched processing elements to provide massively-parallel data processing within one integrated circuit. An experimental 0.25m fully-depleted SOI process was used. The design and layout of the SOI memory core and results from calibrated circuit simulations are presented. The impact of the floating body effect is investigated for both memory reads and writes. We describe threshold mismatch effects in the sense amplifier that result from the floating body voltage. Floating body effects are compared against simulated results for an SRAM designed in a 0.25m partially-depleted SOI process.
منابع مشابه
A Three-Dimensional DRAM Using Floating Body Capacitance Cells in an FD-SOI Process
This paper describes a three-dimensional DRAM in which the floating body capacitance (FBC) of a fully depleted SOI (FD-SOI) device is used as a storage node. This 1T DRAM lends itself particularly well to a 3D waferto-wafer bonding process because of the absence of deep etched and filled trench capacitor structure, and the improved thickness control tolerance in wafer thinning. A novel three-ti...
متن کاملIntegrating intrinsic parameter fluctuation description into BSIMSOI to forecast sub-15 nm UTB SOI based 6T SRAM operation
Novel device architectures such as ultra-thin body silicon-on-insulator (UTB SOI) MOSFETs which are more resistant to some of the sources of intrinsic parameter fluctuations are expected to play an increasingly important role beyond the 45 nm technology node. Apart from reduced device variability UTB SOI SRAM would benefit considerably from the superior electrostatic integrity and reduced junct...
متن کاملImplementation Of Low Power SRAM By Using 8T Decoupled Logic
We present a novel half-select disturb free transistor SRAM cell. The cell is 6T based and utilizes decoupling logic. It employs gated inverter SRAM cells to decouple the column select read disturb scenario in half-selected columns which is one of the impediments to lowering cell voltage. Furthermore, “false read” before write operation, common to conventional 6T designs due to bit-select and w...
متن کاملOptimal Design of Channel Doping for Fully Depleted SOI MOSFETs
Fully-depleted SOI devices are being considered for low power applications due to their threshold voltage, sub-threshold slope and capacitance advantages over other technologies. However, the threshold voltage of a fully-depleted SOI device is a strong function of the silicon film and sacrificial oxide thicknesses. Thus, to fully realize the advantages of fully-depleted SOI devices in commercia...
متن کاملA Monolithic Pixel Sensor in 0.15 μm Fully Depleted SOI Technology
This letter presents the design of a monolithic pixel sensor with 10×10 μm pixels in OKI 0.15 μm fully depleted SOI technology and first results of its characterisation. The response of the chip to charged particles has been studied on the 1.35 GeV e− beam at the LBNL ALS.
متن کامل